Linked ROM / FlashKB
Not measuredInteractive system model
CONCEPTUAL ENGINEERING VIEW
Device View
An exploded, layer-by-layer look at the planned physical TinyML device — from enclosure down to the nRF52840 MCU.
This is a schematic engineering placeholder, not a CAD export or photogrammetric reconstruction of a built device. Every status below is read from the same evidence as /hardware and /tinyml — nothing here is estimated or simulated.
← Digital twin overviewExplore full system architecture →
Loading interactive 3D model…
Engineering progress
- 01Physical DesignPlannedNo enclosure/PCB design exists in this repository.
- 02Sensor IntegrationExecuted
- 03Signal AcquisitionPlannedNo acquisition circuit selected.
- 04FirmwareNot executed
- 05Model ExportFailedHost-compiled equivalence build only.
- 06QuantizationNot executed
- 07Flash / SRAM MeasurementBlocked
- 08MCU ExecutionHardware blocked
- 09Latency MeasurementBlocked
- 10Energy MeasurementBlocked
Resource evidence
No zeros, estimates, simulated values, or host-to-MCU conversions are presented — see the full hardware page for the measurement methodology.
| Measurement | Unit | Current state |
|---|---|---|
| Linked ROM / Flash | KB | Not measured |
| Static / peak SRAM | KB | Not measured |
| MCU inference latency | ms | Not measured |
| MCU explanation latency | ms | Not measured |
| PPK2 inference energy | µJ | Not measured |
| PPK2 explanation energy | µJ | Not measured |
Static / peak SRAMKB
Not measuredMCU inference latencyms
Not measuredMCU explanation latencyms
Not measuredPPK2 inference energyµJ
Not measuredPPK2 explanation energyµJ
Not measured